

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.



501.43628X00  
due 3/26/04  
GEM

## A SEMICONDUCTOR DEVICE

### CROSS-REFERENCE TO RELATED APPLICATION

The present application claims priority from Japanese Patent application JP 2003-086158, filed on March 26, 2003, the content of which is hereby incorporated by reference into this application.

### BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device, more particularly technique which is and in particular, to a ~~technology~~ effective for application to a module, such as a power amp module, and so forth, in order to enhance the reliability thereof.

As a structure for achieving <sup>a</sup> reduction in the size of a semiconductor device, there <sup>is a</sup> ~~has been~~ known a SCP (Stacked Chips Package) structure in which semiconductor chips are disposed so as to be stacked one over the other. With the SCP, structure an upper layer chip, that is smaller than a lower layer chip is stacked over the lower layer chip, so that the chips are configured in two stages, thus achieving <sup>a</sup> ~~the~~ reduction in size (refer to, for example, Patent Document 1).

[Patent Document 1]

(page 2, Fig. 2)

#### SUMMARY OF THE INVENTION

A multitude of electronic components are assembled in communication terminal equipment, such as a cellular phone, ~~and so forth~~ and there have been rapid advances ~~in the trend~~ toward <sup>a</sup> ~~the~~ <sup>the</sup> reduction in <sup>size</sup> and <sup>higher</sup> performance with respect to a high frequency amplifier (power amp module) <sup>that is</sup> assembled in a receiving system of the cellular phone, among ~~the~~ communication terminal equipment. As one <sup>example</sup> of <sup>such</sup> communication <sup>the</sup> systems, <sup>a</sup> GSM (Global System for Mobile communications) is well known.

At present, the power amp module for use in <sup>the</sup> GSM is 10 mm long and 8 mm wide in <sup>its</sup> outer dimensions, however, it is presumed <sup>that is</sup> that one <sup>available as</sup> 6 mm long and 5 mm wide will be ~~in the mainstream of~~ the power amp module of the next generation.

Further, in the field of CDMA (Code Division Multiple Access) as well, it is presumed that the present power amp module <sup>that is</sup> 6 mm long and 6 mm wide in <sup>its</sup> outer dimensions will be <sup>subjected to</sup> ~~requested~~ ~~for~~ sequential changes in outer dimensions to 5 mm long and 5 mm wide, and then, to 4 mm long and 4 mm wide.

In the case of such an ultra-small power amp module, <sup>with</sup> only

<sup>a</sup>  
~~with~~ two-dimensional surface mounting of components on a module board of a printed wiring board (PWB) ~~configuration~~, it becomes impossible to mount semiconductor chips <sup>that have</sup> ~~installed with~~ active elements, such as transistors and so forth, and chip components comprising passive elements, such as resistors (chip resistors), capacitors (chip capacitors) and so forth, so that three-dimensional mounting is required.

Accordingly, from the viewpoint of achieving <sup>a</sup> ~~the~~ reduction in the size of the power amp module, ~~the inventor~~ <sup>we</sup> ~~et al~~ have conducted intensive studies on a structure in which semiconductor chips are stacked one over the other, and, as a result, the following ~~problems~~ <sup>points</sup> have been elicited.

In the case of adopting a structure in which semiconductor chips are stacked one over the other <sup>in a</sup> ~~for the~~ power amp module, there arises <sup>the</sup> ~~a~~ problem that interference due to high frequencies occurs between wires bonded to an upper chip and a lower chip, respectively, thereby rendering <sup>the amplifier</sup> ~~amp~~ operation unstable.

For example, when the power amp module has amplifier circuits for two types of high frequencies, each amplifying an input signal in three stages, and the amplifier circuits <sup>the</sup> ~~for~~ second and third (final) stages, respectively, are installed

where it is  
in a lower chip, easy to reinforce GND, while the amplifier  
circuits for the initial stage are installed in an upper chip and,  
because the amplifier circuits for the two types of ~~the~~  
frequencies are disposed on the same side of the upper and lower  
semiconductor chips, respectively, ~~the~~ interference due to the  
high frequencies occurs between the wires bonded to the upper  
chip and the lower chip, respectively, at ~~a~~ the time of an amp  
operation, thereby causing the amp operation to become  
unstable.

Accordingly, there arises a problem of deterioration in the  
reliability of the power amp module.

It is therefore an object of the present  
invention to provide  
a semiconductor device in which the ~~capable of enhancing~~ reliability  
is enhanced  
thereof.

Another object of the invention is to provide a  
semiconductor device in which a ~~capable of achieving~~ reduction in size, can be achieved.

The above and other objects and novel features of the present  
invention will become apparent from the following description  
~~of the present specification~~, taken in connection with the  
accompanying drawings.

An outline of a representative one among various embodiments of  
the present invention, as disclosed in the present application, will be briefly

described as follows.

That is, a semiconductor device, according to the <sup>present</sup> invention, comprises a printed wiring board, having a top surface <sup>that is disposed</sup> and a backside surface <sup>on</sup> the side of the printed wiring board opposite from the top surface; a second semiconductor chip mounted over the top surface of the module board, having first circuits operated <sup>at</sup> ~~by~~ a first frequency and second circuits operated <sup>at</sup> ~~by~~ a second frequency; a first semiconductor chip, disposed so as to overlies ~~over~~ the second semiconductor chip <sup>and</sup> having <sup>a</sup> ~~the~~ first circuit and <sup>a</sup> ~~the~~ second circuit; and a plurality of conductive wires electrically bonding the first semiconductor chip to the printed wiring board;

wherein the first circuit of the first semiconductor chip is disposed opposite to the second circuits of the second semiconductor chip, while the second circuit of the first semiconductor chip is disposed opposite to the first circuits of the second semiconductor chip.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a sectional view showing the construction of a power amp module <sup>which represents</sup> ~~as~~ an example of Embodiment 1 of a semiconductor device according to the invention;

Fig. 2 is a backside plan view showing the construction of the power amp module shown in Fig. 1;

Fig. 3 is a plan ~~disposition~~ view showing an example of the disposition of various mounted components provided on the top surface side of a printed wiring board of the power amp module in Fig. 1;

Fig. 4 is a circuit block diagram showing an example of the configuration of high frequency amplifiers installed in the power amp module shown in Fig. 1;

Fig. 5 is a plan view showing an example of a layout of amplifier circuits in a lower chip (second semiconductor chip) of the power amp module in Fig. 1;

Fig. 6 is a plan view showing an example of a layout of amplifier circuits in an upper chip (first semiconductor chip) of the power amp module in Fig. 1;

Fig. 7 is a plan view showing an example of a layout of amplifier circuits in a lower chip of a power amp module according to a variation of Embodiment 1 of the invention;

Fig. 8 is a plan view showing an example of a layout of amplifier circuits in an upper chip of the power amp module according to the variation of Embodiment 1 of the invention;

Fig. 9 is a plan view showing an example of a layout of

amplifier circuits in a lower chip of Embodiment 2 of a power amp module according to the invention;

Fig. 10 is a plan view showing an example of a layout of amplifier circuits in an upper chip of Embodiment 2 of the power amp module according to the invention;

Fig. 11 is a plan view showing an example of a wiring state in upper and lower chips, respectively, of Embodiment 3 of a power amp module according to the invention; and

Fig. 12 is a sectional view showing the construction of a power amp module as an example of Embodiment 4 of a semiconductor device according to the invention.

DESCRIPTION  
DETAILED ~~DESCRIPTION~~ OF THE PREFERRED EMBODIMENTS

Embodiments of the invention will be described in detail hereinafter with reference to the accompanying drawings.

The embodiments ~~that follow will~~ <sup>may</sup> be described by dividing them into a plurality of sections or by <sup>considering</sup> the embodiment <sup>as a whole</sup> as necessary for convenience's sake, however, it is to be understood that <sup>the sections and embodiments</sup> ~~these~~ are not unrelated to each other unless explicitly specified otherwise, and one <sup>may</sup> represent a variation, detail, and elaboration of part or all of the other.

Further, with reference to the following embodiments,



when reference is made to <sup>a</sup>the number ~~and so forth~~ of elements (including <sup>a</sup>the number of the elements, numerical values, quantities, scopes, etc.), it is to be understood that the invention is not limited to <sup>the specified</sup>any specific numbers, but may be more or less than the <sup>specified</sup>specific numbers, unless, for example, explicitly <sup>stated</sup>specified otherwise, <sup>where the invention is</sup>or obviously limited to the specific numbers on the basis of the principle behind the invention.

Still further, with reference to the following embodiments, it goes without saying that the elements (including element steps) are not necessarily essential unless, for example, explicitly specified otherwise or obviously deemed essential on the basis of the principle behind the invention.

Similarly, with reference to the following embodiments, when reference is made to <sup>the</sup>shapes of the elements, ~~and so forth~~, <sup>the</sup>relative position, and so forth, thereof, it is to be understood that shapes, and so forth, for example, <sup>that are</sup>effectively approximate or similar to the <sup>specified</sup>shapes, and so forth, are included unless, for example, explicitly specified otherwise or obviously deemed otherwise on the basis of the principle behind the invention. The same applies to the numerical values, scopes, and so forth.

of the drawings

In all figures, ~~for describing the following embodiments,~~  
constituent members having the same function, ~~respectively,~~ are  
denoted by like reference numerals, <sup>and a</sup> ~~thereby omitting,~~ repeated  
~~description.~~  
description will be omitted

(Embodiment 1)

A first embodiment of the present invention will be described with reference to Figs. 1-8 of the drawings.

~~Fig. 1 is a sectional view showing the construction of a power amp module as an example of Embodiment 1 of a semiconductor device according to the invention, Fig. 2 is a backside plan view showing the construction of the power amp module in Fig. 1, Fig. 3 is a plan disposition view showing an example of the disposition of various mounted components provided on the top surface side of a printed wiring board of the power amp module in Fig. 1, Fig. 4 is a circuit block diagram showing an example of the configuration of high frequency amplifiers installed in the power amp module in Fig. 1, Fig. 5 is a plan view showing an example of a layout of amplifier circuits in a lower chip (second semiconductor chip) of the power amp module in Fig. 1, Fig. 6 is a plan view showing an example of a layout of amplifier circuits in an upper chip (first semiconductor chip) of the power amp module in Fig. 1, Fig. 7 is a plan view showing an example of a layout of amplifier circuits in a lower chip of a power amp module according to a~~

~~variation of Embodiment 1 of the invention, and Fig. 8 is a plan view showing an example of a layout of amplifier circuits in an upper chip disposed over the lower chip shown in Fig. 7.~~

The semiconductor device according to Embodiment 1 of the invention, <sup>as</sup> shown in Figs. 1 and 2, <sup>consists of</sup> ~~is~~ a high frequency module <sup>as</sup> product designated <sup>it has</sup> a power amp module 1, and ~~is of~~ a stacked chips package structure in which <sup>a</sup> ~~the~~ second semiconductor chip is mounted <sup>on</sup> ~~over~~ a top surface 4b, that is, the upper surface, of a module board (printed wiring board) 4, and <sup>a</sup> ~~the~~ first semiconductor chip is mounted over the second semiconductor chip so as to be stacked over the latter, thereby being adapted for installation primarily in ~~the~~ small-sized portable electronic equipment, such as a cellular phone, and so forth.

The power amp module 1 shown in Fig. 1 is a high frequency amplifier of, for example, a cellular phone, for amplifying high frequencies (for example, about 900 MHz and 1800 MHz) in a plurality of stages.

The power amp module 1 according to Embodiment 1 comprises a module board 4, <sup>that is</sup> square <sup>as seen</sup> in ~~an~~ external view, a sealing part 6 formed so as to overlies <sup>the</sup> ~~a~~ top surface 4b of the module board 4, and a plurality of external terminals 4f, as well as an external terminal 4g for GND, provided on a backside surface

4c of the module board 4.

In assembling the power amp module 1, electronic components, including semiconductor chips, are mounted <sup>in an array</sup> over a multiple-module board, comprising a plurality of module boards 4 ~~in array~~, a resin sealing layer is subsequently formed to a predetermined height on the upper surface of the multiple-module board in such a way as to cover the electronic components and so forth, and, thereafter, the multiple-module board, including the resin sealing layer overlying the former, is cut and divided in both longitudinal and transverse directions, thereby forming a plurality of <sup>individual</sup> power amp modules. <sup>Thus,</sup> ~~at a time, so that,~~ <sup>the</sup> a construction is formed such that <sup>the</sup> side faces of the respective module boards 4 are flush with those of the respective sealing parts 6, and <sup>the edges</sup> edges of the respective sealing parts 6 are not positioned outside of ~~those~~ <sup>the edges</sup> of the respective module boards 4.

Further, the module board 4 comprises <sup>a</sup> ~~the~~ printed wiring board <sup>array</sup> of a structure like, for example, a laminate of a plurality of dielectric layers (insulating films), <sup>including</sup> ~~having~~ a conductor <sup>arranged</sup> layer in a predetermined wiring pattern, on the top surface 4b, and the backside surface 4c, and in inner parts thereof, respectively, while the respective conductor layers of the top

surface 4b and the backside surface 4c are bonded with each other through the intermediary of vias 4h that <sup>constitute</sup> ~~are~~ conductors extending in the direction of <sup>the</sup> thickness of the module board, <sup>there are five</sup> and so forth. With Embodiment 1, ~~the~~ dielectric layers ~~comprise~~, ~~five layers~~ although the invention is not limited thereto.

<sup>The</sup> detailed configuration of the power amp module 1 according to Embodiment 1 of the invention <sup>will be</sup> ~~is as~~ described hereinafter. The power amp module 1 comprises the module board

4, that <sup>consists of a</sup> ~~is the~~ printed wiring board having the top surface 4b and the backside surface 4c <sup>disposed</sup> ~~on the side of the module board 4~~

opposite <sup>to</sup> ~~from~~ the top surface 4b, <sup>ja</sup> ~~the~~ lower chip 7 that <sup>represents a</sup> ~~is the~~ second semiconductor chip mounted over the top surface 4b of

the module board 4, having a first circuit operated <sup>at</sup> ~~by~~ a first frequency and a second circuit operated <sup>at</sup> ~~by~~ a second frequency;

<sup>an</sup> ~~the~~ upper chip 2 that <sup>represents a</sup> ~~is the~~ first semiconductor chip disposed so as to overlie over the lower chip 7, having <sup>a</sup> ~~the~~ first circuit

operated <sup>at</sup> ~~by~~ the first frequency and <sup>a</sup> ~~the~~ second circuit operated <sup>at</sup> ~~by~~ the second frequency; a plurality of conductive wires 5

electrically bonding the upper chip 2 to the module board 4,

and electrically bonding the lower chip 7 to the module board

4, respectively; a plurality of chip components 3, which <sup>constitute</sup> ~~are~~ passive elements mounted around the lower chip 7 and the upper

chip 2 on the module board 4, as shown in Fig. 3, and the sealing part 6, <sup>that is</sup> formed on the top surface 4b side of the module board 4 so as to cover the lower chip 7, the upper chip 2, the plurality of wires 5 and the plurality of chip components 3.

Further, with the power amp module 1, the first circuit of the upper chip 2 is disposed opposite to the second circuit of the lower chip 7, while the second circuit of the upper chip 2 is disposed opposite to the first circuit of the lower chip 7.

In this connection, as shown Fig. 1, the lower chip 7 <sup>constitutes</sup> that ~~is~~ the second semiconductor chip is mounted, in a face-up condition, in a recessed part 4a, which <sup>consists of</sup> ~~is~~ a cavity formed in the module board 4, and <sup>it</sup> ~~is~~ electrically bonded to the module board 4 through the intermediary of a solder connection 11.

More specifically, the lower chip 7 is mounted, in the face-up condition, in the recessed part 4a <sup>so as to be recessed below</sup> ~~depressed from~~ the top surface 4b of the module board 4, and <sup>the</sup> ~~the~~ backside surface 7b of the lower chip 7, on the side thereof opposite from a top surface 7a thereof, is bonded to the module board 4 with solder. Accordingly, the top surface 7a of the lower chip 7 is oriented upward, and, as shown in Fig. 3, respective pads 7p (refer to Fig. 5) of the top surface 7a are electrically bonded

to terminals 4e and terminals 4d for GND of the module board 4, by <sup>a</sup>~~the~~ wire 5, such as a gold wire, respectively.

Further, the upper chip 2 is mounted over the top surface 7a of the lower chip 7 through the intermediary of a spacer 10, in a state as-stacked on the spacer 10, in which case the upper chip 2 is mounted in a face-up condition, with a top surface 2a thereof oriented upward as with the case of the lower chip 7. Accordingly, <sup>the</sup>~~the~~ backside surface 2b of the upper chip 2, on the side thereof opposite from the top surface 2a, is opposed to the top surface 7a of the lower chip 7.

The spacer 10 is formed of, for example, silicon, and so forth, but <sup>it</sup>~~it~~ may be formed of an insulating material other than silicon. Further, by disposing the spacer 10 between the lower chip 7 and the upper chip 2, a desired spacing can be provided between the lower chip 7 and the upper chip 2, so that it is possible to prevent the wire 5, <sup>this is</sup> bonded to the lower chip 7 from coming in contact with the upper chip 2 and the wire 5 bonded to the upper chip 2.

Further, since the upper chip 2, as well, has the top surface 2a thereof oriented upward, respective pads 2k (refer to Fig. 6) of the top surface 2a are electrically bonded to the terminals 4e and the terminals 4d for GND of the module board

4, by <sup>a</sup>~~the~~ wire 5, such as a gold wire, respectively.

Now, the circuit block diagram of the high frequency amplifiers installed in the power amp module 1 according to Embodiment 1, <sup>as</sup> shown in Fig. 4, <sup>will be</sup> ~~is~~ described hereinafter.

<sup>the</sup> In amplifier circuits of the high frequency amplifiers, respective input signals in two different frequency bands are amplified, respectively. <sup>amplification is carried out</sup> ~~made~~ in three stages in the respective amplifier circuits, and the amplifier circuits in the respective stages are controlled by a control IC (Integrated Circuit) 2f, <sup>constitutes</sup> that ~~is~~ a bias circuit installed in the upper chip 2. With the power amp module 1 according to Embodiment 1 of the invention, the amplifier circuits in the initial stage are installed in the upper chip 2, and the amplifier circuits in a second stage and the final (a third) stage, respectively, are installed in the lower chip 7.

Now, the two different frequency bands of the power amp module 1 <sup>will be</sup> ~~are~~ described. One of the frequency bands is for <sup>the</sup> GSM (Global System for Mobile communication) standard utilizing the first frequency, using a frequency band in a range of 880 to 915 MHz. The other is for the DCS (Digital Communication system 1800) standard utilizing the second frequency, using a frequency band in a range of 1710 to 1785 MHz. The power amp



module 1 is a module adapted <sup>to</sup> ~~for~~ both ~~the~~ standards.

Accordingly, as shown in Fig. 4, <sup>the</sup> high frequency amplifier circuits are divided into circuit blocks 2e, 7e, and 7h, <sup>shown</sup> as surrounded by dotted lines, respectively; and, with the power amp module 1, the upper chip 2 is <sup>adapted</sup> ~~is adopted~~ for accommodating the circuit block 2e, while the lower chip 7 is <sup>adapted</sup> ~~is adopted~~ for accommodating the circuit blocks 7e and 7h.

That is, with the power amp module 1 according to Embodiment 1, the amplifier circuits in the initial stage and the control IC 2f, having relatively small power consumption <sup>and serving</sup> as the circuit block 2e, are installed in the upper chip 2, and the respective amplifier circuits in the second stage and the final (the third) stage, having large power consumption <sup>and serving</sup> as the circuit blocks 7e and 7h, respectively, are installed in the lower chip 7.

Further, the lower chip 7 is mounted in the recessed part 4a of the module board 4, in the face-up condition, so as to be electrically bonded to the module board 4 through the intermediary of the solder connection 11 underneath the backside surface 7b, and <sup>it</sup> is further bonded to the external terminal 4g for GND on the backside surface 4c of the module board 4 through a plurality of vias 4h in the module board 4, <sup>that are</sup>

bonded to the solder connection 11.

Accordingly, even though the respective amplifier circuits in the second stage and the final (the third) stage, having <sup>a</sup> large power consumption, are installed in the lower chip <sup>the</sup> 7, <sup>the</sup> stability of <sup>connection</sup> GND thereof can be achieved.

Further, in such a way as to correspond to the circuit blocks 2e, 7e, and 7h, respectively, an amp 2c (the first circuit) in the initial stage, on the GSM side, and an amp 2d (the second circuit) in the initial stage, on the DCS side, are installed in the upper chip 2, while an amp 7c (the first circuit) in the second stage, on the GSM side, and an amp 7d (the first circuit) in the final stage (third stage), on the GSM side, and an amp 7f (the second circuit) in the second stage, on the DCS side, and an amp 7g (the second circuit) in the final stage (third stage), on the DCS side, are installed in the lower chip 7.

Furthermore, the control IC 2f, <sup>which is</sup> installed in the upper chip 2, <sup>the</sup> controls <sup>supplies</sup> respective power of the amp 2c in the initial stage, on the GSM side, the amp 7c in the second stage, on the GSM side, and the amp 7d in the final stage, on the GSM side, upon receiving a control signal Vcontrol, <sup>thereby</sup> <sup>the</sup> controlling <sup>supplies</sup> respective power of the amplifiers on the DCS side as well at the same time. With the power amp module 1 according to

Embodiment 1, use is made of a MOSFET (Metal Oxide Semiconductor Field Effect Transistor) as an amp element, and, in this case, the upper chip 2 controls <sup>the</sup> bias applied to respective gates of <sup>the</sup> MOSFETs, thereby controlling the respective powers of <sup>the</sup> outputs thereof, that is, Pout (GSM) / and Pout (DCS).

In connection with <sup>the</sup> disposition of the amplifier circuits in the upper chip 2 and the lower chip 7, respectively, for the power amp module 1 according to Embodiment 1, the first circuit in the upper chip 2 is disposed opposite to the second circuits in the lower chip 7, and the second circuit in the upper chip 2 is disposed opposite to the first circuits in the lower chip 7, as shown in Figs. 5 and 6, in order to prevent interference by high frequencies between the wires bonded to the upper chip 2 and the lower chip 7, respectively.

More specifically, the amp 2c in the initial stage, on the GSM side, that is, the first circuit of the upper chip 2, is disposed in such a way as to oppose the amp 7f in the second stage, on the DCS side, and, the amp 7g in the final stage on the DCS side, each being <sup>a</sup> ~~the~~ second circuit of the lower chip 7, and, further, the amp 2d in the initial stage, on the DCS side, that is, the second circuit of the upper chip 2, is disposed in such a way as to oppose the amp 7c in the second stage, on

the GSM side, and the amp 7d in the final stage, on the GSM side, each being <sup>19</sup>~~the~~ first circuit of the lower chip 7.

That is to say, the respective amplifier circuits of the upper chip 2 and the lower chip 7, having the same frequency, are disposed on respective sides of a substantially central part of the upper chip 2 and the lower chip 7, opposite from each other, instead of on the same side of the substantially central part, thereby adopting a circuitry layout <sup>that prevents</sup> ~~preventing~~ the amplifier circuits having the same frequency from being disposed in such a way as to overlap each other between the upper and lower chips.

As a result, because a wire group bonded to the first circuits of the upper chips 2 and a wire group bonded the first circuits of the lower chips 7 are not disposed in such a way as to overlap each other vertically, while a wire group bonded to the second circuits of the upper chips 2 and a wire group bonded the second circuits of the lower chips 7 are not disposed in such a way as to overlap each other vertically, the interference by high frequencies <sup>will hardly</sup> ~~is hard to~~ occur between the wires bonded to the upper and lower chips, respectively, at a time when <sup>the</sup> ~~the~~ respective amps (circuits) are in operation.

More specifically, when an amp is in operation, there

is a case where high frequency oscillation occurs from the wire 5 bonded to the amp, however, amps having different frequencies do not simultaneously operate, but operate at different timings, respectively, so that it is possible to, <sup>prevent</sup> ~~cause~~ the interference by high frequencies <sup>from</sup> ~~not to~~ easily <sup>occurring</sup> ~~occur~~ between the wires bonded to the upper and lower chips, respectively, by adopting <sup>a</sup> ~~the~~ circuitry layout ~~preventing~~ the amplifier circuits having the same frequency <sup>are not</sup> ~~from being~~ disposed in such a way as to overlap each other between the upper and lower chips, thereby <sup>a</sup> implementing <sup>stability</sup> in operation of the respective amps of the power amp module 1.

Accordingly, <sup>the</sup> ~~the~~ reliability of the power amp module 1 can be enhanced.

In addition, with the power amp module 1, by implementing the SCP structure, while achieving stability in operation of the respective amps of the upper and lower chips, respectively, <sup>a</sup> ~~the~~ reduction in the size of the power amp module 1 can be achieved.

Further, as shown in Fig. 6, the control IC 2f is disposed substantially at the central part of the upper chips 2.

Furthermore, the plurality of chip components 3, which are passive elements mounted around the respective semiconductor chips over the top surface 4b of the module board

include  
4 ~~are~~ chip resistors, chip capacitors, and so forth, and respective connection terminals 3a at both ends of the respective chip components 3 are bonded to the terminals 4e of the module board 4 with solder and so forth.

Now, a power amp module according to a variation of Embodiment 1 of the invention will be ~~is~~ described with reference to Figs. 7 and 8. Figs. 7 and 8 show a layout of amplifier circuits in an upper chip 2 and a lower chip 7, respectively, in the case of the power amp module 1 being employed for ~~is~~ (Quad) bands.

More specifically, the upper chip 2 and the lower chip 7 each have a first circuit operated at ~~with~~ a first frequency, a second circuit operated at ~~with~~ a second frequency, a third circuit operated at ~~with~~ a third frequency, and a fourth circuit operated at ~~with~~ a fourth frequency. The ~~A~~ layout of the respective circuits is set such that the first circuit of the upper chip 2 and the second circuit of the lower chip 7 are disposed so as to oppose each other; the second circuit of the upper chip 2 and the first circuit of the lower chip 7 are disposed so as to oppose each other; the third circuit of the upper chip 2 and the fourth circuit of the lower chip 7 are disposed so as to oppose each other; and the fourth circuit of the upper chip 2 and the third circuit of the lower chip 7 are disposed so as

to oppose each other.

The power amp module according to <sup>this</sup> ~~the~~ variation adopts, for example, the GSM standard using a frequency in a range of 880 to 915 MHz as the first frequency <sup>at which</sup> ~~operating~~ <sup>is operated</sup> the first circuit, the DCS standard using a frequency in a range of 1710 to 1785 MHz as the second frequency <sup>at which</sup> ~~operating~~ <sup>is operated</sup> ~~the~~ the second circuit, a PCS (Personal Communications Service) standard using a frequency in a frequency band of 1.9 GHz as the third frequency <sup>at which</sup> ~~operating~~ <sup>is operated</sup> ~~the~~ the third circuit, and a CDMA standard using a frequency in the frequency band of 1.9 GHz as the fourth frequency <sup>at which</sup> ~~operating~~ <sup>is operated</sup> the fourth circuit.

In this case, as shown in Fig. 8, a control IC 2f is disposed substantially at the central part of the upper chip 2; an amp 2c (the first circuit) in the initial stage, on the GSM side, is disposed on one side of the control IC 2f, along one chip diagonal line of the upper chip 2, while an amp 2d (the second circuit) in the initial stage, on the DCS side, is disposed on the diagonally opposite side of the amp 2c; and, similarly, an amp 2g (the third circuit) in the initial stage, on the PCS side, is disposed on one side of the control IC 2f, along the other chip diagonal line of the upper chip 2, while an amp 2h (the fourth circuit) in the initial stage, on the CDMA

side, is disposed on the diagonally opposite side of the amp 2g.

Meanwhile, as shown in Fig. 7, in the lower chip 7, an amp 7c in a second stage, on the GSM side, and an amp 7d in the final stage on the GSM side, ~~as~~<sup>sewing</sup> the first circuits, and an amp 7f in the second stage, on the DCS side, and an amp 7g in the final stage, on the DCS side, ~~as~~<sup>sewing</sup> the second circuits, are disposed at positions opposite from those corresponding thereto in the case of the upper chip 2, as shown in Fig. 8, along one chip diagonal line of the lower chip 7; while, an amp 7i in a second stage, on the PCS side, and an amp 7j in the final stage, on the PCS side, ~~as~~<sup>sewing</sup> the third circuits, and an amp 7k in a second stage, on the CDMA side, and an amp 7l in the final stage, on the CDMA side, ~~as~~<sup>sewing</sup> the fourth circuits, are disposed at positions opposite from those corresponding thereto in the case of the upper chip 2, along the other chip diagonal line of the lower chip 7.

With this constitution, even with the power amp module 1 for ~~3~~<sup>four</sup> bands, the respective amplifier circuits of the upper chip 2 and the lower chip 7, having the same frequency, are disposed on respective sides of ~~a~~<sup>the</sup> substantially central part of the upper chip 2 and the lower chip 7, diagonally opposite



~~thence~~ from each other, adopting a circuitry layout ~~preventing~~ <sup>which prevents</sup> the amplifier circuits having the same frequency from being disposed in such a way as to overlap each other between the upper and lower chips.

Accordingly, with Embodiment 2 as well, a wire group bonded to the first circuits of the upper chips 2 and a wire group bonded ~~to~~ <sup>the</sup> first circuits of the lower chips 7 are not disposed in such a way as to overlap each other vertically, and the same applies to a wire group bonded to the second circuits of the upper chips 2, and a wire group bonded the second circuits of the lower chips 7, a wire group bonded to the third circuits of the upper chips 2, and a wire group bonded the third circuits of the lower chips 7 ~~and~~ <sup>the same applies to</sup> <sub>1</sub> Further, a wire group bonded to the fourth circuits of the upper chips 2 and a wire group bonded the fourth circuits of the lower chips 7, respectively, so that interference by high frequencies ~~is rendered hard to~~ <sup>will hardly</sup> occur between the wires bonded to the upper chips and the lower chips, respectively, at a time when the respective amps (circuits) are in operation.

Thus, stability in operation of the respective amps of the power amp module 1 can be ~~thereby~~ <sup>the</sup> achieved, enabling reliability of a power amp module to be enhanced in even in the

case of <sup>a</sup>the power amp module <sup>low</sup> for <sup>u</sup>bands.

(Embodiment 2)

Fig. 9 is a plan view showing an example of a layout of amplifier circuits in a lower chip of Embodiment 2 of a power amp module according to the invention, and Fig. 10 is a plan view showing an example of a layout of amplifier circuits in an upper chip of Embodiment 2 of the power amp module according to the invention.

The power amp module according to Embodiment 2 <sup>des</sup> ~~is~~ the same ~~in~~ module construction as the power amp module 1 according to Embodiment 1, shown in Fig. 1, except that wiring layers 2i, 7m, for GND are provided between a first circuit and a second circuit in an upper chip <sup>sem</sup> 2<sub>A</sub> as a first semiconductor chip and between first circuits and second circuits in a lower chip <sup>sem</sup> 7<sub>A</sub> as a second semiconductor chip, respectively.

More specifically, as shown in Fig. 10, the wiring layer 2i for GND is formed between an amp 2c (the first circuit) in the initial stage, on a GSM side, and an amp 2d (the second circuit) in the initial stage, on a DCS side, in the upper chip 2<sub>A</sub>; while, as shown in Fig. 9, the wiring layer 7m for GND is formed between an amp 7c (the first circuit) in a second stage, on the GSM side, as well as an amp 7d (the first circuit) in

the final stage, on the GSM side, and an amp 7f (the second circuit) in a second stage, on the DCS side, as well as an amp 7g (the second circuit) in the final stage, on the DCS side, in the lower chip 7.

Accordingly, there is ~~set up~~ a construction where the wiring layer for GND is formed between the circuits whose frequencies differ from each other, in the respective semiconductor chips.

Thus, in the respective semiconductor chips, ~~the~~ electromagnetic shielding effect between high frequency amplifier circuits whose frequencies differ from each other can be enhanced, thereby enabling prevention of mutual interference of high frequencies ~~to be prevented~~ in the respective chips. As a result, ~~the~~ mutual electromagnetic shielding between the high frequency amplifier circuits can be reinforced, thereby preventing ~~the~~ problem occurrence of a ~~trouble~~ such as oscillation outside predetermined frequency bands, and so forth.

Accordingly, ~~the~~ reliability of the power amp module 1 according to Embodiment 2 can be enhanced.

Further, as with Embodiment 1, the amp 2c in the initial stage, on the GSM side, that is, the first circuit of the upper chip 2, is disposed in such a way as to oppose the amp 7f in

the second stage, on the DCS side, and the amp 7g in the final stage on the DCS side, each being the second circuit of the lower chip 71; and, further, the amp 2d in the initial stage, on the DCS side, that is, the second circuit of the upper chip 2, is disposed in such a way as to oppose the amp 7c in a second stage, on the GSM side, and the amp 7d in the final stage, on the GSM side, each being the first circuit of the lower chip 71. <sup>Thereby,</sup> ~~adopting~~ <sup>is adopted in which</sup> a circuitry layout <sup>are not</sup> ~~preventing~~ the amplifier circuits having the same frequency ~~from being~~ disposed in such a way as to overlap each other between the upper and lower chips, so that interference by high frequencies can <sup>hardly</sup> ~~be rendered hard to~~ occur between wires bonded to the upper and lower chips, respectively.

Thus, stability in operation of the respective amps of the power amp module is achieved, thereby enabling <sup>the</sup> ~~reliability~~ of the power amp module to be further enhanced.

In other respects, the power amp module according to Embodiment 2 is the same in construction as the power amp module according to Embodiment 1, ~~omitting~~ <sup>a</sup> therefore <sup>will be omitted</sup> duplicated description thereof.

(Embodiment 3)

Fig. 11 is a plan view showing an example of <sup>the</sup> ~~the~~ wiring state in upper and lower chips, respectively, of Embodiment 3

of a power amp module according to the invention.

The power amp module according to Embodiment 3 is the same in ~~module~~ construction as the power amp module 1 according to Embodiment 1, shown in Fig. 1, except that <sup>the</sup> ~~an~~ upper chip 2, serving as a first semiconductor chip, has a plurality of first pads 2l (first electrodes) bonded to an amp 2c in the initial stage, on the GSM side, serving as a first circuit, and a plurality of second pads 2m (second electrodes) bonded to an amp 2d in the initial stage, on the DCS side, serving as a second circuit; while, a lower chip 7, serving as a second semiconductor chip, has a plurality of first pads 7q (first electrodes) bonded to an amp 7c in a second stage, on the GSM side, and an amp 7d in the final stage, on the GSM side, each serving as the first circuit, and a plurality of second pads 7r (the second electrodes) bonded to an amp 7f in a second stage, on the DCS side, and an amp 7g in the final stage, on the DCS side, each serving as the second circuit.

Further, a plurality of wires 5 bonded to the plurality of first pads 2l as well as the plurality of second pads 2m of the upper chip 2, respectively, are disposed so as to cross a pair of sides 2j, <sup>that are</sup> ~~opposed~~ to each other, of a top surface 2a of the upper chip 2, extending in a direction intersecting a

direction in which the first pads 7q of the lower chip 7 are arranged, respectively.

Furthermore, a plurality of wires 5 bonded to the plurality of first pads 7q as well as the plurality of second pads 7r of the lower chip 7, respectively, are disposed so as to cross a pair of sides <sup>that are</sup> 7n, opposed to each other of a top surface 7a of the lower chip 7, extending in a direction intersecting a direction in which the first pads 2l of the upper chip 2 are arranged, respectively.

In such a case, <sup>the</sup> wiring direction 8 of the plurality of wires 5 bonded to the plurality of first pads 2l as well as the plurality of second pads 2m of the upper chip 2, respectively, intersects a wiring direction 9 of the plurality of wires 5 <sup>that are</sup> bonded to the plurality of first pads 7q as well as the plurality of second pads 7r of the lower chip 7, respectively, substantially at right angles.

That is to say, with the power amp module according to Embodiment 3, in both the upper chip 2 and the lower chip 7, the electrodes are disposed along the two sides <sup>that are</sup> opposed to each other of the top surfaces 2a, 7a thereof, respectively, and in that case, the side of the upper chip 2 along which the electrodes are disposed is oriented in a direction at 90 degrees from a

direction of the side of the lower chip 7 along which the electrodes are disposed. As a result, there occurs a difference by 90 degrees in orientation of the respective sides of the semiconductor chips, crossed by the respective wires 5, between the upper chip 2 and the lower chip 7, resulting in a state where the wiring direction 8 of the upper chip 2 deviates by 90 degrees from the wiring direction 9 of the lower chip 7.

As a result, the respective wires 5 bonded to the upper chip 2 and the lower chip 7 <sup>do</sup> ~~are~~ not overlap ~~one~~ one on top of the other, but are stretched in respective directions substantially at 90 degrees from each other, so that interference by high frequencies <sup>will hardly</sup> ~~can be rendered hard to~~ occur between the wires bonded to the upper and lower chips, respectively.

Thus, stability in operation of the respective amps of the power amp module is achieved, thereby enabling reliability of the power amp module to be further enhanced.

In other respects, the power amp module according to Embodiment 3 is the same in construction as the power amp module according to Embodiment 1, ~~omitting~~ <sup>will be omitted</sup> therefore duplicated description thereof.

(Embodiment 4)

Fig. 12 is a sectional view showing the construction of a power amp module, <sup>representing</sup> ~~as~~ an example of Embodiment 4 of a semiconductor device according to the invention.

A power amp module 14 according to Embodiment 4 has a construction in which flip bonding (also called "flip chip bonding") of a lower chip 7, <sup>serves as</sup> that ~~is~~ a second semiconductor chip, <sup>effected</sup> is ~~made~~ over a top surface 4b of a module board 4 and, further, <sup>an</sup> ~~a~~ upper chip 2, <sup>serves as</sup> that ~~is~~ a first semiconductor chip, is disposed so as to overlies, in a face-up mounting state, ~~over~~ a backside surface 7b of the lower chip 7.

Accordingly, the lower chip 7 is electrically bonded to the module board 4 through the intermediary of bump electrodes 13, while the upper chip 2 is electrically bonded to the module board 4 by wire bonding.

Further, the upper chip 2 is fixedly attached to the backside surface 7b of the lower chip 7, <sup>using</sup> ~~with~~, for example, an insulating adhesive 12 or the like. Furthermore, <sup>the</sup> ~~a~~ GND of the lower chip 7 is bonded to an external terminal 4g for GND through the intermediary of the bump electrode 13 and a via 4h, while GND of the upper chip 2 is bonded to the module board 4 by wire bonding.

Further, <sup>in</sup> ~~with the~~ power amp module 14, a first wire 5a, <sup>which is</sup> ~~a~~



electrically bonded to an amp 2c (a first circuit) in the initial stage of the upper chip 2, on the GSM side, is disposed opposite <sup>that is</sup> to a first wiring 4i of the module board 4, <sup>which is</sup> electrically bonded to an amp 7f in a second stage, on the DCS side, and an amp 7g in the final stage on the DCS side, each <sup>serving as</sup> ~~being~~ a second circuit of the lower chip 7.

Meanwhile, a second wire <sup>which is</sup> 5b, electrically bonded to an amp 2d (the second circuit) in the initial stage of the upper chip 2, on the DCS side, is disposed opposite to a second wiring <sup>that is</sup> 4j of the module board 4, <sup>which is</sup> electrically bonded to an amp 7c in a second stage, on the GSM side, and an amp 7d in the final stage, on the GSM side, each <sup>serving as a</sup> ~~being the~~ first circuit of the lower chip 7.

In other <sup>words</sup> ~~word~~, in regions of the top surface 4b of the module board 4, opposite to a wire group <sup>that is</sup> bonded to the first circuits of the upper chips 2, the second wiring <sup>which is</sup> 4j, bonded to the first circuits of the lower chips 7, respectively, is not <sup>which is</sup> disposed, but the first wiring 4i, bonded to the second circuits, is disposed; while, in regions of the top surface 4b of the module board 4, opposite to a wire group bonded to the second circuits of the upper chips 2, respectively, the first wiring <sup>which is</sup> 4i, bonded to the second circuits, is not disposed, but the second wiring

that is  
4j, bonded to the first circuits of the lower chips 7,  
respectively, is disposed.

With this constitution, since amplifier circuits having  
the same frequency in the upper chip and the lower chip,  
respectively, are prevented ~~from~~ <sup>from</sup> being disposed in such a way  
as to ~~the~~ overlap ~~the~~ between wires and board wirings,  
interference by high frequencies between the wires and the board  
wirings will hardly ~~can be rendered hard to~~ occur in the upper and lower  
chips, respectively.

Accordingly, with the power amp module 14 in which ~~where~~ the lower  
chip 7 is installed by flip bonding, operation of the respective  
amps can be stabilized, thereby enabling the reliability of the  
power amp module 14 to be enhanced.

As described hereinbefore, the present ~~invention developed by~~  
~~the inventor, et al.~~ has been specifically described with  
reference to various ~~the~~ embodiments thereof, however, it is to be  
pointed out that the invention is not limited thereto, and it  
goes without saying that various changes and modifications may  
be made ~~in the invention~~ without departing from the spirit and  
scope of the invention.

For example, with Embodiments 1 to 4, cases ~~there~~ have been  
described in which ~~cases where~~ a semiconductor device is provided as a power amp

module, however, the semiconductor device may <sup>consist of</sup> ~~be~~ any module <sup>in addition to a</sup> product ~~other than~~ the power amp module, provided that the semiconductor device is a module <sup>having</sup> ~~a~~ construction <sup>in which</sup> ~~where~~ a plurality of semiconductor chips are stacked and mounted over a top surface 4b of a module board 4; and, in that case, the number of stages of the semiconductor chips as stacked is not limited to two stages, but may be a plurality of stages, that is, not less than two stages.

An advantageous effect obtained by a representative one of the embodiments of the invention, <sup>as</sup> disclosed <sup>in</sup> ~~in~~ the present application, <sup>will be</sup> ~~is~~ briefly described as follows.

That is, with <sup>a</sup> ~~the~~ semiconductor device <sup>having a</sup> ~~of the~~ SCP structure, by disposing the first circuit of the upper chip so as to oppose the second circuits of the lower chip, and further, by disposing the second circuit of the upper chip so as to oppose the first circuits of the lower chip, interference by high frequencies <sup>will hardly</sup> ~~is rendered hard to~~ occur between the wires bonded to the upper and lower chips, respectively, at a time when these circuits having respective frequencies are in operation, thereby enabling stability in circuit operation to be achieved. <sup>the</sup> As a result, ~~a~~ reliability of the semiconductor device can be enhanced.